RISC-V ALU: Design, Implementation, and Testing
Abstract This documentation presents the design and testing of an Arithmetic Logic Unit (ALU) model for a RISC-V architecture. The ALU is capable of performing various arithmetic and logical operations while also providing flags such as Carry, Overflow, Zero, and Negative.